Real-time image and multimedia processing applications such as video surveillance and telemedicine can have dynamic requirements of system latency, throughput, and power consumption. In this paper we discuss the design of reconfigurable wavelet filters for image processing applications that can meet such dynamic requirements. We generate several efficient hardware designs based on a derived family of bi-orthogonal 9/7 filters. An efficient folded and multiplier-free implementation of a 9/7 filter is obtained with the help of nine adders, which is a significant improvement over other existing approaches. We also propose an architecture that allows for on-the-fly switching between 9/7 and 5/3 filter structures. A performance comparison of these filters and their hardware requirements with other existing approaches demonstrates the suitability of our choice.
I. INTRODUCTION
The Discrete Wavelet Transform (DWT) has emerged as a powerful tool for compression and is being used in many multimedia and signal processing applications. The large computational complexity and memory requirements involved in real-time image processing algorithms have been a bottleneck for such systems. Hardware implementations such as those using ASICs or FPGAs are capable of accelerating these computations by exploiting the inherent algorithmic parallelism. DWT has been widely used for image and video coding, and many hardware implementations have been proposed in the research literature [1] , [2] , [3] , [4] , [5] , [6] , [7] . These implementations aim at reducing hardware complexity in order to improve system throughput.
The still image codec JPEG2000 [8] , video coding techniques including motion JPEG2000, CEZW [9] , CSPIHT [10] , and EBCOT [11] use the DWT for its interesting properties such as multi-resolution analysis and time-frequency domain representation. DWT is attractive for multimedia compression because of a) its perfect reconstruction property of the analysis and synthesis wavelets, b) the absence of perceptual degradation at block boundaries, and c) high compression ratios.
The DWT of an image consists of multiple levels of decomposition into low and high pass bands. In Fig. 1 , the low pass and high pass filters are labeled h 0 (n) and h 1 (n) respectively. A set of these filters is used twice (across all rows and columns) to obtain four frequency sub-bands. Thus, applying a 2-D DWT transforms a M × N image into four M/2×N/2 images -three detailed images along the horizontal (LH), vertical (HL), and diagonal (HH), and one coarse Two common approaches for achieving wavelet decomposition are spectral factorization in the frequency domain and the lifting scheme. As will be explained in Section III, we obtain an efficient hardware implementation for a family of parameterized filters by using a spectral factorization-based approach and adding one degree of freedom in the LHBF equation. Figure 2 explains the working of a reconfigurable wavelet filter for multimedia applications. Many typical applications using DWT have dynamic resource requirements. For example, a video surveillance system [12] may require a lowperformance, low-power mode during ordinary operation, while during some important event a higher-performance mode would be needed. During intervals of time such a system would require transmission of a higher quality signal over a potentially sparse resource network. Thus, scalability is a desired feature of an efficient implementation. Hardware reconfiguration of the filters can enable a scalable and powerefficient implementation, by intelligently distributing the hardware resources available.
The use of reconfigurable hardware also allows for on-thefly switching between different filter architectures, promising an adaptive solution. Variable instances of DWT kernels and various types of filters can be used in the implementation of this module. The DWT kernel can be implemented using varying lengths, leading to varying image compression properties of the DWT block. As shown in Fig. 2 , other requirements for multimedia processing systems include high throughputs for real-time processing and an efficient scheme to ensure high quality reconstruction of the compressed data. Our proposed approach can provide a set of solutions for the dynamic requirements of system performance and power consumption.
The contributions of this paper can be summarized as follows:
• We discuss the development of a family of parameterized biorthogonal 9/7 filters and the deriviation of binary coefficient filters. • We obtain an efficient multiplier-free implementation of these filters. • We describe the implementation of a power-efficient switching scheme between 5/3 and 9/7 wavelet filters. • We obtain a folded 9/7 filter architecture suitable for efficient implementation on reconfigurable platforms.
The remainder of this paper is organized as follows. Section II discusses the motivation behind this work and existing work in this direction. Section III discusses the mathematical background to arrrive at binary filter coefficients. A parameterized design for 9/7 filters is also developed in this section. In Section IV, we arrive at simple hardware structures and present the simulation results. In Section V, we conclude the paper with a look towards planned future work.
II. MOTIVATION AND INSIGHT
Biorthogonal Wavelet Filter Banks (BWFBs) are commonly used for image processing. Due to irrational values in their filter coefficients, any associated hardware implementation requires a high precision architecture. Many research works have faced the problem of reducing the DWT complexity [1] , [4] , [6] . The most common image processing wavelet filter is CDF-9/7, which is accepted as the standard for lossless compression in JPEG2000 [8] . The implementation of CDF-9/7 over fixed point arithmetic leads to quantization error and requires large amounts of hardware resources for perfect image reconstruction. Recently, multiplier-free implementations have been proposed to reduce the computational complexity [6] , [13] . Most implementations approximate the irrational coefficients into nearby rational values, leading to image reconstruction quality tradeoffs.
Binary coefficient values for low and high pass filters can lead to a more accurate implementation using finite-precision arithmetic. In this paper, we develop the theory of biorthogonal 9/7 filters in order to obtain perfect reconstruction multiplierfree implementations of the DWT. Previous work has shown that this can help in achieving a simpler and faster implementation, by requiring only nineteen adders [13] . In this paper we derive a new expression for wavelet filter coefficients to obtain all binary rational coefficients. This reduces the number of adders required by our implementation significantly and achieves a significantly better image reconstruction results as In [14] , the authors present a technique to rationalize the coefficients of wavelet filters that will preserve biorthogonality and perfect reconstruction. They develop a parameterized model to achieve the desired biorthogonal 9/7 filters. This approach also preserves regularity of the structure by preserving most of the zeros at z = −1. This approach has been exploited to obtain the various binary coefficient multiplierfree implementations of the 9/7 filters in this paper.
III. PARAMETERIZED 9/7-TAP BIORTHOGONAL FILTER

A. The CDF-9/7 Filter
We first discuss the construction of famous Cohen-Daubechies-Feauveau (CDF) 9/7 filter [15] . CDF-9/7 filters are constructed directly based on the spectral factorization method. These wavelets have symmetric scaling and wavelet functions, i.e., both the low pass and high pass filters are symmetric.
There are four filters that comprise the two-channel biorthogonal wavelet system. Two filters are required for transform (analysis), and two for inverse transform (synthesis). The analysis and synthesis low pass filters are denoted by H 0 and G 0 , respectively. The analysis and synthesis high pass filters are denoted by H 1 and G 1 , respectively, and are obtained by quadrature mirroring the low pass filters:
If we define D(z) = G 0 (z)H 0 (z) the Perfect Reconstruction (PR) condition simplifies to the following:
This equation is solved using Lagrange Half Band Filters (LHBF), L K (z) where:
and 
is simplified for K = 4 to get the filter coefficients.
B. Parameterized Filter Design
Table I and II (with label α = −1.6848) provide the filter coefficients of the CDF-9/7 filter. A look at these tables explain the inherent difficulties in the hardware implementation of the original CDF-9/7 filter. While this filter has high compression performance, it will lead to lossy compression due to truncation involved in the irrational filter coefficients. Moreover, hardware multipliers would be needed to implement this in any design with reasonable precision. This problem is alleviated by a parameterized design. Tay et al. [14] pose the condition on D(z) to derive the binary rational coefficients to achieve new sets of 9/7 filters by adding more degrees of freedom to the original LHBF equation (by introducing a free parameter α):
The PR condition on D(Z) gives simultaneous constraint equations which simplify to give solutions for A, B, and C (and simultaneously for the filter coefficients) in terms of α:
Here, we have Z = (z + z −1 )/2. Setting α to −1.6848 gives back the original 9/7 filter pair.
C. Numerical Study
The parameter α can be varied to achieve a family of biorthogonal filter pairs for DWT implementation. Setting α = −1.6848 gives us the CDF-9/7 filter which have been proven to have good compression performance. Next, we perform a numerical study to explore a set of binary coefficients filter which is in close proximity to the CDF-9/7 filter. A MATLAB simulation was performed to obtain the quantization error for the filter coefficients with α varying from −1.5 to −2 (in vicinity of the α = −1.6848 value). The results are presented in Fig. 3 . It can be observed that the minimization of this error occurs at α = −2, where quantization error drops down to 0. We can also observe local minima of curves around two regions in the vicinity of α = −1.6848 (at α = −1.66 and α = −1.8 approximately). We also derive approximate filter coefficients from these minimas to obtain binary coefficients 9/7 filter. These filter coefficients are reported in Tables I and II .
D. Le Gall's 5/3 Filter
Le Gall et al. [16] solved the PR condition by substituting
For a = 1 16 the simplification leads to the famous Le Gall's 5/3 filter pair. The coefficients for this filter are given in Table III . This filter is another common filter used for lossless compression and is accepted in JPEG2000 standards [8] . This filter has lower latency than the ones studied earlier but provides lesser image compression capabilities.
IV. HARDWARE ARCHITECTURES
The following optimization steps were performed before attempting a hardware implementation:
• Observe in Tables I, II, and III that the coefficients of
x(i ± k) are the same. Thus they can be grouped together to reduce the hardware complexity.
• Division by binary coefficients (e.g. 1/64, 1/16, 1/4) was performed using arithmetic shift operations. • The input stream was pipelined. Thus, as shown in Fig. 4 our architecture takes one pixel (or channel input) as the input and outputs the low and high pass signal coefficients with a finite latency. As can be seen in Fig. 4 , our Le Gall's 5/3 filter implementation requires only eight adder/subtractor units. Our 9/7 As described in Fig. 2 , the reconfigurable implementation must allow dynamic switching between wavelet filters. Our implementation allows for easy enabling and disabling of the extra hardware to obtain the choice between a more powerefficient binary 5/3 filter versus a more compression-efficient 9/7 filter. In the remainder of this section we describe an architecture to allow for this dynamic switching.
Let us consider an input signal x(i). The low and high pass outputs of this filter (low(i) and high(i) respectively) are obtained by convolution of x(i) with h 0 (i) and h 1 (i) respectively:
Substituting the values of filter coefficients from Table I, II , and III, we can factorize our 9/7 filter coefficients in terms of 5/3 filter outputs. The subscripts A, B, and C are used to denote the filters obtained with α = −1.67, −1.8, and −2, respectively: Figure 4 (a-c) provides the implementation details of these architectures. The dark (yellow) region is the hardware required for the implementation of Le Gall's 5/3 filter. The Fig. 3 .
Numerical Analysis of Quantization error for seven bit finite representation of filter coefficients filters parameters need not be updated. Only the unshaded parts of the architecture would to be switched off to implement a low power 5/3 filter. Low A (i) and high A (i), or low 53 (i) and high 53 (i) can be selected as the output depending upon the mode of operation. When operating in 5/3 filter mode only the yellow shaded region of the architecture would be used thus reducing considerably the power consumption of the system. This figure shows the conceptual design and architecture and doesn't include the pipeline stages of these structures. A folded architecture can be developed for the α = −2 case where the low and high pass output coefficients are dependent only on low and high pass values respectively of 5/3 filter. This is presented in Fig. 4(d) .
V. EXPERIMENTAL RESULTS
We targeted a Xilinx XC5VLX30 FPGA for our experiments, using ModelSim 6.0c for simulation purposes and Xilinx ISE 9.1i for synthesis. In this section we detail the area and performance results.
Direct implementation of the CDF-9/7 filter gave a clock frequency of 107 MHz, while requiring 16 multiplier units. Martina et al. [13] report a clock frequency of about 200 MHz through a multiplier-free implementation, targeting 0.13 μm VLSI technology. Table IV summarizes the performance of our Xilinx Virtex-V implementation, and compares our results with other recent works. All the parameterized binary implementations outperform the existing implementations in terms of number of required adders and clock frequency.
Our initial non-pipelined design obtained a clock frequency of about 108 MHz, due to its long critical path. The critical path of the circuit lies from the w i registers to the final output low C (i) or high C (i), passing through signals low C (i) or high C (i). We then pipelined this computation into several stages and obtained a faster implementation. The α = −2 architecture showed a clock frequency of about 390 MHz. This design requires less FPGA resources (registers and LUTs) than the α = −1.67 and α = −1.8 architectures. The folded architecture variant for α = −2 was also implemented, resulting in a faster clock frequency and less adders (leading (a) α = −1.67 Fig. 4 . Hardware architectures for biorthogonal 9/7 filter to fewer logic slices). The design of binary coefficients filter also helped us to achieve perfect reconstruction of image signals. In general, pipelining of the datapath resulted in an increased number of slice utilization in our designs. The α = −2 architecture, however, reaches almost the same bit slice utilization in our FPGA implementation as the initial CDF 9/7 filter. The PSNR performance of the reconstructed images is satisfactory for α = −2 as reported in the table.
The usage of simple adders by our designs free the MACs and multipliers present in most modern FPGAs for other image processing modules in an FPGA-based multimedia system. The folded design for α = −2 requires the least number of adders, slice registers, and LUTs. This proposed architecture can run (over line-based DWT architectures) at 390 MHz, enabling it to process High Definition Video frames (1440 × 1080) in an estimated 5 ms time. As previously mentioned, the shaded (yellow) regions in Fig. 4 show the baseline 5/3 filter implementation. Thus the architecture can be optimized to switch on-the-fly to 5/3 mode in order to save power. 
VI. CONCLUSIONS AND FUTURE WORK
This paper introduces a family of parameterized biorthogonal wavelet filters for efficient implementation over fixed point hardware. Results show that the folded α = −2 filter gives a simple yet efficient design. We also presented a multiplier-free binary coefficient filter design. This architecture allows for on-the-fly switching between the filter structures to meet dynamic application requirements.
The folded implementation requires only nine adders which is a significant improvement over existing works. Performance comparison and simulation results over Xilinx Virtex-V FPGA demonstrate the promise of a robust reconfigurable design.
For brevity, we have discussed only the design and implementation of the filters only for this paper. A more descriptive design involving layout issues and other constraints for reconfigurable architectures will be included in future work.
